Attachment 126995 Details for Bug 97260 – disable async flip support

[patch] disable async flip support

0001-radeon-and-amdgpu-disable-async-flips.patch (text/plain), 3.36 KB, created by Alex Deucher on 2016-10-04 15:06:31 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Alex Deucher

Created: 2016-10-04 15:06:31 UTC

Size: 3.36 KB

patch

obsolete

>From 7466d20fcef11a247ba8fb93eac906fe2e96b16e Mon Sep 17 00:00:00 2001
>From: Alex Deucher <alexander.deucher@amd.com>
>Date: Tue, 4 Oct 2016 11:00:26 -0400
>Subject: [PATCH] radeon and amdgpu: disable async flips
>
>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
>---
> drivers/gpu/drm/amd/amdgpu/dce_v10_0.c  | 2 +-
> drivers/gpu/drm/amd/amdgpu/dce_v11_0.c  | 2 +-
> drivers/gpu/drm/amd/amdgpu/dce_v6_0.c   | 2 +-
> drivers/gpu/drm/amd/amdgpu/dce_v8_0.c   | 2 +-
> drivers/gpu/drm/radeon/radeon_display.c | 4 ++--
> 5 files changed, 6 insertions(+), 6 deletions(-)
>
>diff --git a/drivers/gpu/drm/amd/amdgpu/dce_v10_0.c b/drivers/gpu/drm/amd/amdgpu/dce_v10_0.c
>index 613ebb7..dff249b 100644
>--- a/drivers/gpu/drm/amd/amdgpu/dce_v10_0.c
>+++ b/drivers/gpu/drm/amd/amdgpu/dce_v10_0.c
>@@ -3048,7 +3048,7 @@ static int dce_v10_0_sw_init(void *handle)
> 
> 	adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
> 
>-	adev->ddev->mode_config.async_page_flip = true;
>+//	adev->ddev->mode_config.async_page_flip = true;
> 
> 	adev->ddev->mode_config.max_width = 16384;
> 	adev->ddev->mode_config.max_height = 16384;
>diff --git a/drivers/gpu/drm/amd/amdgpu/dce_v11_0.c b/drivers/gpu/drm/amd/amdgpu/dce_v11_0.c
>index f264b8f..0854d76 100644
>--- a/drivers/gpu/drm/amd/amdgpu/dce_v11_0.c
>+++ b/drivers/gpu/drm/amd/amdgpu/dce_v11_0.c
>@@ -3102,7 +3102,7 @@ static int dce_v11_0_sw_init(void *handle)
> 
> 	adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
> 
>-	adev->ddev->mode_config.async_page_flip = true;
>+//	adev->ddev->mode_config.async_page_flip = true;
> 
> 	adev->ddev->mode_config.max_width = 16384;
> 	adev->ddev->mode_config.max_height = 16384;
>diff --git a/drivers/gpu/drm/amd/amdgpu/dce_v6_0.c b/drivers/gpu/drm/amd/amdgpu/dce_v6_0.c
>index e6a7687..9899bc3 100644
>--- a/drivers/gpu/drm/amd/amdgpu/dce_v6_0.c
>+++ b/drivers/gpu/drm/amd/amdgpu/dce_v6_0.c
>@@ -2427,7 +2427,7 @@ static int dce_v6_0_sw_init(void *handle)
> 	adev->mode_info.mode_config_initialized = true;
> 
> 	adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
>-	adev->ddev->mode_config.async_page_flip = true;
>+//	adev->ddev->mode_config.async_page_flip = true;
> 	adev->ddev->mode_config.max_width = 16384;
> 	adev->ddev->mode_config.max_height = 16384;
> 	adev->ddev->mode_config.preferred_depth = 24;
>diff --git a/drivers/gpu/drm/amd/amdgpu/dce_v8_0.c b/drivers/gpu/drm/amd/amdgpu/dce_v8_0.c
>index 5966166..9ef99f1 100644
>--- a/drivers/gpu/drm/amd/amdgpu/dce_v8_0.c
>+++ b/drivers/gpu/drm/amd/amdgpu/dce_v8_0.c
>@@ -2932,7 +2932,7 @@ static int dce_v8_0_sw_init(void *handle)
> 
> 	adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
> 
>-	adev->ddev->mode_config.async_page_flip = true;
>+//	adev->ddev->mode_config.async_page_flip = true;
> 
> 	adev->ddev->mode_config.max_width = 16384;
> 	adev->ddev->mode_config.max_height = 16384;
>diff --git a/drivers/gpu/drm/radeon/radeon_display.c b/drivers/gpu/drm/radeon/radeon_display.c
>index b8ab30a..268afb3 100644
>--- a/drivers/gpu/drm/radeon/radeon_display.c
>+++ b/drivers/gpu/drm/radeon/radeon_display.c
>@@ -1608,8 +1608,8 @@ int radeon_modeset_init(struct radeon_device *rdev)
> 
> 	rdev->ddev->mode_config.funcs = &radeon_mode_funcs;
> 
>-	if (radeon_use_pflipirq == 2 && rdev->family >= CHIP_R600)
>-		rdev->ddev->mode_config.async_page_flip = true;
>+//	if (radeon_use_pflipirq == 2 && rdev->family >= CHIP_R600)
>+//		rdev->ddev->mode_config.async_page_flip = true;
> 
> 	if (ASIC_IS_DCE5(rdev)) {
> 		rdev->ddev->mode_config.max_width = 16384;
>-- 
>2.5.5
>

Actions: View | Splinter Review

Attachments on bug 97260: 125755 | 125808 | 125820 | 125838 | 126685 | 126686 | 126687 | 126995 | 127231 | 130317

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.